

## IN THE CLAIMS

1. (Currently Amended) A method for stacked register aliasing in data hazard detection of a processor, comprising the steps of:  
calling for identifying a first group of registers within a register file of the processor;  
aliasing the first group of registers to first register identifiers;  
detecting data hazards, if any, associated with the first register identifiers of ~~the first group~~;  
calling for identifying a second group of registers within the register file; ~~and~~  
aliasing the second group of registers to second register identifiers; and  
detecting data hazards, if any, associated with the second register identifiers of ~~the second group~~, wherein the first and second register identifiers overlap in hazard detect logic across two or more rows of the register file.
2. (Currently Amended) A ~~The~~ method of claim 1, each of the steps of ~~calling~~ identifying comprising ~~calling for identifying a group~~ registers within a 128-register register file.
3. (Currently Amended) A ~~The~~ method of claim 2, the steps of ~~mapping~~ comprising detecting ~~comprises~~ comprising utilizing groups of 32 register identifiers to alias data hazard detect logic to windows of 32-register frames.
4. (Currently Amended) A processor for processing program instructions, comprising:  
a register file;  
an execution unit having an array of pipelines for processing the instructions and for writing bypass data to the register file; and  
data hazard detect logic for detecting and aliasing data hazard detection for two or more rows of the register file.
5. (Currently Amended) ~~A system~~ The processor of claim 4, further comprising a register ID file for facilitating data hazard detection associated with

rows of the register file, the register ID file having a plurality of register identifiers, the data hazard detect logic aliasing data hazard detection according to mapping of the register identifiers.

6. (Currently Amended) ~~A system~~ The processor of claim 5, the register ID file mapping sequential 32-registers with the common hazard logic to more than 32 stacked registers of the register file to alias in 32-register sequences.

7. (Original) In data hazard detect logic of a processor of the type having a register file and a register ID file providing row-to-row data hazard detection, the improvement wherein the register file ID aliases row-to-row hazard detection of the register file by common data hazard detection logic for two or more rows of the register file.

8. (New) A method for data hazard detection within a processor, comprising:  
aliasing each register identifier of a group of register identifiers to two or more registers of a register file of the processor; and  
determining data hazards within the register file by processing one or more of the register identifiers.

9. (New) The method of claim 8, wherein the group of register identifiers maps to two or more non-overlapping groups of registers of the register file.

10. (New) The method of claim 8, wherein the step of determining utilizes data hazard detection logic corresponding to two or more rows of the register file.

11. (New) The method of claim 8, wherein the step of aliasing increases the register file size without a corresponding increase in data hazard detection logic.

12. (New) The method of claim 8, wherein the group of register identifiers has 32 register identifiers.

13. (New) A method of reducing data hazard logic dependency on size of a register file within a processor, comprising:

selecting a register ID file size;  
aliasing at least one entry of the register ID file to two or more registers of the register file; and  
evaluating matches between entries of the register ID file in the hazard logic without distinguishing between common aliased entries of the register file.

14. (New) The method of claim 13, wherein the step of aliasing increases the register file size without a corresponding increase in data hazard detection logic.

15. (New) A method of data hazard detection within a processor, comprising:  
aliasing each register ID within data hazard detection logic to two or more registers of a register file; and  
determining data hazards by matching register IDs within the data hazard logic.

16. (New) A method for stacked register aliasing in data hazard detection logic of a processor, comprising:  
aliasing two or more groups of registers of a stacked register file to one group of register IDs within the data hazard detection logic;  
detecting data hazards, if any, associated with a first and second register of the two or more groups by comparing a first aliased register ID of the first register to a second aliased register ID of the second register within the data hazard detection logic;  
wherein each register ID aliases to one register of each of the two or more groups of registers, the two or more groups of registers overlapping in hazard detect logic.